summaryrefslogtreecommitdiff
path: root/libavutil/riscv
Commit message (Expand)AuthorAge
* lavu/fixed_dsp: R-V V fmul_window_scaledRémi Denis-Courmont2023-11-23
* lavu/float_dsp: optimise R-V V fmul_reverse & fmul_windowRémi Denis-Courmont2023-11-23
* lavu/fixed_dsp: optimise R-V V fmul_reverseRémi Denis-Courmont2023-11-23
* riscv: fix builds without Zbb supportRémi Denis-Courmont2023-11-18
* lavu/riscv: fix typoRémi Denis-Courmont2023-10-29
* lavu/fixed_dsp: R-V V vector_fmul_windowRémi Denis-Courmont2023-10-09
* lavu/fixed_dsp: R-V V vector_fmulRémi Denis-Courmont2023-10-09
* lavu/fixed_dsp: R-V V vector_fmul_reverseRémi Denis-Courmont2023-10-09
* lavu/fixed_dsp: R-V V vector_fmul_addRémi Denis-Courmont2023-10-09
* lavu/float_dsp: adjust multipler in R-V V fmul_windowRémi Denis-Courmont2023-10-09
* lavu/fixed_dsp: R-V V scalarproductRémi Denis-Courmont2023-10-07
* lavu/float_dsp: avoid reg-stride in R-V V fmul_windowRémi Denis-Courmont2023-10-03
* lavu/float_dsp: avoid reg-stride in R-V V reverse_fmulRémi Denis-Courmont2023-10-03
* riscv: factor out the bswap32 assemblerRémi Denis-Courmont2023-10-02
* Revert "lavu/timer: remove gratuitous volatile"Rémi Denis-Courmont2023-09-28
* lavu/timer: specify RISC-V time unitRémi Denis-Courmont2023-08-24
* lavu/timer: remove gratuitous volatileRémi Denis-Courmont2023-08-24
* lavu/timer: use time for AV_READ_TIME on RISC-VRémi Denis-Courmont2023-08-24
* lavu/float_dsp: rework RISC-V V scalar productRémi Denis-Courmont2023-07-20
* lavu/float_dsp: unroll RISC-V V loopsRémi Denis-Courmont2023-07-20
* lavu: add/use flag for RISC-V Zba extensionRémi Denis-Courmont2023-07-19
* lavu/fixed_dsp: unroll RISC-V V loopRémi Denis-Courmont2023-07-17
* riscv/intmath: use builtins for counting onesRémi Denis-Courmont2023-05-02
* riscv/bswap: use compiler builtinsRémi Denis-Courmont2023-05-02
* riscv: fix scalar product initialisationRémi Denis-Courmont2022-10-13
* lavu/riscv: helper macro for VTYPE encodingRémi Denis-Courmont2022-10-10
* lavu/riscv: CPU flag for the Zbb extensionRémi Denis-Courmont2022-10-05
* riscv: remove unnecessary #include'sRémi Denis-Courmont2022-10-05
* lavu/riscv: helper to read the vector lengthRémi Denis-Courmont2022-09-28
* lavu/fixeddsp: RISC-V V butterflies_fixedRémi Denis-Courmont2022-09-27
* lavu/floatdsp: RISC-V V scalarproduct_floatRémi Denis-Courmont2022-09-27
* lavu/floatdsp: RISC-V V vector_fmul_windowRémi Denis-Courmont2022-09-27
* lavu/floatdsp: RISC-V V vector_fmul_reverseRémi Denis-Courmont2022-09-27
* lavu/floatdsp: RISC-V V butterflies_floatRémi Denis-Courmont2022-09-27
* lavu/floatdsp: RISC-V V vector_fmul_addRémi Denis-Courmont2022-09-27
* lavu/floatdsp: RISC-V V vector_dmac_scalarRémi Denis-Courmont2022-09-27
* lavu/floatdsp: RISC-V V vector_fmac_scalarRémi Denis-Courmont2022-09-27
* lavu/floatdsp: RISC-V V vector_dmulRémi Denis-Courmont2022-09-27
* lavu/floatdsp: RISC-V V vector_fmulRémi Denis-Courmont2022-09-27
* lavu/floatdsp: RISC-V V vector_dmul_scalarRémi Denis-Courmont2022-09-27
* lavu/floatdsp: RISC-V V vector_fmul_scalarRémi Denis-Courmont2022-09-27
* lavu/riscv: fallback macros for SH{1, 2, 3}ADDRémi Denis-Courmont2022-09-27
* lavu/cpu: CPU flags for the RISC-V Vector extensionRémi Denis-Courmont2022-09-27
* lavu/riscv: initial common header for assembler macrosRémi Denis-Courmont2022-09-27
* lavu/cpu: detect RISC-V base extensionsRémi Denis-Courmont2022-09-27
* lavu/riscv: fix off-by-one in bit-magnitude clipRémi Denis-Courmont2022-09-15
* lavu/riscv: fix av_clip_int16Rémi Denis-Courmont2022-09-14
* lavu/riscv: add <intmath.h> optimisationsRémi Denis-Courmont2022-09-13
* lavu/riscv: byte-swap operationsRémi Denis-Courmont2022-09-13
* lavu/riscv: AV_READ_TIME cycle counterRémi Denis-Courmont2022-09-13
generated by cgit v1.2.3 (git 2.39.1) at 2024-07-20 19:03:32 +0000