summaryrefslogtreecommitdiff
path: root/libavcodec/loongarch/vp9dsp_init_loongarch.c
blob: e49625ad5ffeaa4fdb3e2ec5daccaa37d2eca414 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
/*
 * Copyright (c) 2021 Loongson Technology Corporation Limited
 * Contributed by Hao Chen <chenhao@loongson.cn>
 *
 * This file is part of FFmpeg.
 *
 * FFmpeg is free software; you can redistribute it and/or
 * modify it under the terms of the GNU Lesser General Public
 * License as published by the Free Software Foundation; either
 * version 2.1 of the License, or (at your option) any later version.
 *
 * FFmpeg is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 * Lesser General Public License for more details.
 *
 * You should have received a copy of the GNU Lesser General Public
 * License along with FFmpeg; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA
 */

#include "libavutil/loongarch/cpu.h"
#include "libavutil/attributes.h"
#include "libavcodec/vp9dsp.h"
#include "vp9dsp_loongarch.h"

#define init_subpel1(idx1, idx2, idxh, idxv, sz, dir, type)  \
    dsp->mc[idx1][FILTER_8TAP_SMOOTH ][idx2][idxh][idxv] =   \
        ff_##type##_8tap_smooth_##sz##dir##_lsx;             \
    dsp->mc[idx1][FILTER_8TAP_REGULAR][idx2][idxh][idxv] =   \
        ff_##type##_8tap_regular_##sz##dir##_lsx;            \
    dsp->mc[idx1][FILTER_8TAP_SHARP  ][idx2][idxh][idxv] =   \
        ff_##type##_8tap_sharp_##sz##dir##_lsx;

#define init_subpel2(idx, idxh, idxv, dir, type)      \
    init_subpel1(0, idx, idxh, idxv, 64, dir, type);  \
    init_subpel1(1, idx, idxh, idxv, 32, dir, type);  \
    init_subpel1(2, idx, idxh, idxv, 16, dir, type);  \
    init_subpel1(3, idx, idxh, idxv,  8, dir, type);  \
    init_subpel1(4, idx, idxh, idxv,  4, dir, type);

#define init_subpel3(idx, type)         \
    init_subpel2(idx, 1, 0, h, type);   \
    init_subpel2(idx, 0, 1, v, type);   \
    init_subpel2(idx, 1, 1, hv, type);

#define init_fpel(idx1, idx2, sz, type)                                    \
    dsp->mc[idx1][FILTER_8TAP_SMOOTH ][idx2][0][0] = ff_##type##sz##_lsx;  \
    dsp->mc[idx1][FILTER_8TAP_REGULAR][idx2][0][0] = ff_##type##sz##_lsx;  \
    dsp->mc[idx1][FILTER_8TAP_SHARP  ][idx2][0][0] = ff_##type##sz##_lsx;  \
    dsp->mc[idx1][FILTER_BILINEAR    ][idx2][0][0] = ff_##type##sz##_lsx;

#define init_copy(idx, sz)                    \
    init_fpel(idx, 0, sz, copy);              \
    init_fpel(idx, 1, sz, avg);

#define init_intra_pred1_lsx(tx, sz)                            \
    dsp->intra_pred[tx][VERT_PRED]    = ff_vert_##sz##_lsx;     \
    dsp->intra_pred[tx][HOR_PRED]     = ff_hor_##sz##_lsx;      \
    dsp->intra_pred[tx][DC_PRED]      = ff_dc_##sz##_lsx;       \
    dsp->intra_pred[tx][LEFT_DC_PRED] = ff_dc_left_##sz##_lsx;  \
    dsp->intra_pred[tx][TOP_DC_PRED]  = ff_dc_top_##sz##_lsx;   \
    dsp->intra_pred[tx][DC_128_PRED]  = ff_dc_128_##sz##_lsx;   \
    dsp->intra_pred[tx][DC_127_PRED]  = ff_dc_127_##sz##_lsx;   \
    dsp->intra_pred[tx][DC_129_PRED]  = ff_dc_129_##sz##_lsx;   \
    dsp->intra_pred[tx][TM_VP8_PRED]  = ff_tm_##sz##_lsx;       \

#define init_intra_pred2_lsx(tx, sz)                            \
    dsp->intra_pred[tx][DC_PRED]      = ff_dc_##sz##_lsx;       \
    dsp->intra_pred[tx][LEFT_DC_PRED] = ff_dc_left_##sz##_lsx;  \
    dsp->intra_pred[tx][TOP_DC_PRED]  = ff_dc_top_##sz##_lsx;   \
    dsp->intra_pred[tx][TM_VP8_PRED]  = ff_tm_##sz##_lsx;       \

#define init_idct(tx, nm)                        \
    dsp->itxfm_add[tx][DCT_DCT]   =              \
    dsp->itxfm_add[tx][ADST_DCT]  =              \
    dsp->itxfm_add[tx][DCT_ADST]  =              \
    dsp->itxfm_add[tx][ADST_ADST] = nm##_add_lsx;

#define init_itxfm(tx, sz)                                     \
    dsp->itxfm_add[tx][DCT_DCT] = ff_idct_idct_##sz##_add_lsx;

av_cold void ff_vp9dsp_init_loongarch(VP9DSPContext *dsp, int bpp)
{
    int cpu_flags = av_get_cpu_flags();
    if (have_lsx(cpu_flags))
        if (bpp == 8) {
            init_subpel3(0, put);
            init_subpel3(1, avg);
            init_copy(0, 64);
            init_copy(1, 32);
            init_copy(2, 16);
            init_copy(3, 8);
            init_intra_pred1_lsx(TX_16X16, 16x16);
            init_intra_pred1_lsx(TX_32X32, 32x32);
            init_intra_pred2_lsx(TX_4X4, 4x4);
            init_intra_pred2_lsx(TX_8X8, 8x8);
            init_itxfm(TX_8X8, 8x8);
            init_itxfm(TX_16X16, 16x16);
            init_idct(TX_32X32, ff_idct_idct_32x32);
            dsp->loop_filter_8[0][0] = ff_loop_filter_h_4_8_lsx;
            dsp->loop_filter_8[0][1] = ff_loop_filter_v_4_8_lsx;
            dsp->loop_filter_8[1][0] = ff_loop_filter_h_8_8_lsx;
            dsp->loop_filter_8[1][1] = ff_loop_filter_v_8_8_lsx;
            dsp->loop_filter_8[2][0] = ff_loop_filter_h_16_8_lsx;
            dsp->loop_filter_8[2][1] = ff_loop_filter_v_16_8_lsx;

            dsp->loop_filter_16[0] = ff_loop_filter_h_16_16_lsx;
            dsp->loop_filter_16[1] = ff_loop_filter_v_16_16_lsx;

            dsp->loop_filter_mix2[0][0][0] = ff_loop_filter_h_44_16_lsx;
            dsp->loop_filter_mix2[0][0][1] = ff_loop_filter_v_44_16_lsx;
            dsp->loop_filter_mix2[0][1][0] = ff_loop_filter_h_48_16_lsx;
            dsp->loop_filter_mix2[0][1][1] = ff_loop_filter_v_48_16_lsx;
            dsp->loop_filter_mix2[1][0][0] = ff_loop_filter_h_84_16_lsx;
            dsp->loop_filter_mix2[1][0][1] = ff_loop_filter_v_84_16_lsx;
            dsp->loop_filter_mix2[1][1][0] = ff_loop_filter_h_88_16_lsx;
            dsp->loop_filter_mix2[1][1][1] = ff_loop_filter_v_88_16_lsx;
        }
}

#undef init_subpel1
#undef init_subpel2
#undef init_subpel3
#undef init_copy
#undef init_fpel
#undef init_intra_pred1_lsx
#undef init_intra_pred2_lsx
#undef init_idct
#undef init_itxfm