summaryrefslogtreecommitdiff
path: root/libavutil/riscv
Commit message (Expand)AuthorAge
* riscv: fix scalar product initialisationRémi Denis-Courmont2022-10-13
* lavu/riscv: helper macro for VTYPE encodingRémi Denis-Courmont2022-10-10
* lavu/riscv: CPU flag for the Zbb extensionRémi Denis-Courmont2022-10-05
* riscv: remove unnecessary #include'sRémi Denis-Courmont2022-10-05
* lavu/riscv: helper to read the vector lengthRémi Denis-Courmont2022-09-28
* lavu/fixeddsp: RISC-V V butterflies_fixedRémi Denis-Courmont2022-09-27
* lavu/floatdsp: RISC-V V scalarproduct_floatRémi Denis-Courmont2022-09-27
* lavu/floatdsp: RISC-V V vector_fmul_windowRémi Denis-Courmont2022-09-27
* lavu/floatdsp: RISC-V V vector_fmul_reverseRémi Denis-Courmont2022-09-27
* lavu/floatdsp: RISC-V V butterflies_floatRémi Denis-Courmont2022-09-27
* lavu/floatdsp: RISC-V V vector_fmul_addRémi Denis-Courmont2022-09-27
* lavu/floatdsp: RISC-V V vector_dmac_scalarRémi Denis-Courmont2022-09-27
* lavu/floatdsp: RISC-V V vector_fmac_scalarRémi Denis-Courmont2022-09-27
* lavu/floatdsp: RISC-V V vector_dmulRémi Denis-Courmont2022-09-27
* lavu/floatdsp: RISC-V V vector_fmulRémi Denis-Courmont2022-09-27
* lavu/floatdsp: RISC-V V vector_dmul_scalarRémi Denis-Courmont2022-09-27
* lavu/floatdsp: RISC-V V vector_fmul_scalarRémi Denis-Courmont2022-09-27
* lavu/riscv: fallback macros for SH{1, 2, 3}ADDRémi Denis-Courmont2022-09-27
* lavu/cpu: CPU flags for the RISC-V Vector extensionRémi Denis-Courmont2022-09-27
* lavu/riscv: initial common header for assembler macrosRémi Denis-Courmont2022-09-27
* lavu/cpu: detect RISC-V base extensionsRémi Denis-Courmont2022-09-27
* lavu/riscv: fix off-by-one in bit-magnitude clipRémi Denis-Courmont2022-09-15
* lavu/riscv: fix av_clip_int16Rémi Denis-Courmont2022-09-14
* lavu/riscv: add <intmath.h> optimisationsRémi Denis-Courmont2022-09-13
* lavu/riscv: byte-swap operationsRémi Denis-Courmont2022-09-13
* lavu/riscv: AV_READ_TIME cycle counterRémi Denis-Courmont2022-09-13